A novel fast locking Digital Phase-Locked Loop (DPLL) has been proposed with simple control unit to improve locking time. A Frequency Difference Stage (FDS) is added to produce a 3-bit code represents ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results